Design of A High-speed Parallel LDPC Encoder

نویسندگان

  • Guoqiang Wu
  • Shujun Tan
  • Jianwei Zhang
چکیده

In this paper, the traditional BP decoding algorithm of LDPC code is investigated in detail. The large computation load is a shortcoming of traditional BP decoding algorithm, and an improved BP decoding algorithm is then proposed to deal with the problem. In the iterative decoding process, the wrong bit information only needs to be updated for the decoding algorithm, which consequently improves the efficiency and reduces time-delay of decoding. According to the improved BP decoding algorithm, the high-speed parallel encoder is designed, which can be used in various distributed sensor network applications. Furthermore, the error correction performance of this high speed parallel encoder in the Gaussian channel is studied. The simulation is provided to illustrate that the improved high speed parallel encoder has lower computational complexity and higher decoding speed based on the premise of a little decoding performance loss.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High speed Radix-4 Booth scheme in CNTFET technology for high performance parallel multipliers

A novel and robust scheme for radix-4 Booth scheme implemented in Carbon Nanotube Field-Effect Transistor (CNTFET) technology has been presented in this paper. The main advantage of the proposed scheme is its improved speed performance compared with previous designs. With the help of modifications applied to the encoder section using Pass Transistor Logic (PTL), the corresponding capacitances o...

متن کامل

Efficient VLSI Architectures for Error-Correcting Coding A THESIS SUBMITTED TO THE FACULTY OF THE GRADUATE SCHOOL OF THE UNIVERSITY OF MINNESOTA BY

This thesis is devoted to several efficient VLSI architecture design issues in errorcorrecting coding, including finite field arithmetic, (Generalized) Low-Density ParityCheck (LDPC) codes, and Reed-Solomon codes. A systematic low-complexity bit-parallel finite field multiplier design approach is proposed. This design approach is applicable to GF (2m) constructed by arbitrary irreducible polyno...

متن کامل

High-Speed and Low-Power Flash ADCs Encoder

This paper presents a high-speed, low-power and low area encoder for implementation of flash ADCs. Key technique for design of this encoder is performed by convert the conventional 1-of-N thermometer code to 2-of-M codes (M = ¾ N). The proposed encoder is composed from two-stage; in the first stage, thermometer code are converted to 2-of-M codes by used 2-input AND and 4-i...

متن کامل

Reduced Complexity Quasi-cyclic Ldpc Encoder for Ieee 802.11n

In this paper, we present a low complexity Quasi-cyclic -low-density-parity-check (QC-LDPC) encoder hardware based on Richardson and Urbanke lowertriangular algorithm for IEEE 802.11n wireless LAN Standard for 648 block length and 1/2 code rate. The LDPC encoder hardware implementation works at 301.433MHz and it can process 12.12 Gbps throughput. We apply the concept of multiplication by consta...

متن کامل

QC-LDPC Encoder Structure for IEEE 802.16e/802.11n Standard

Due to the popularity of LDPC (Low Density Parity Codes) in modern communication systems, there is a growing need of LDPC encoder with a faster encoding speed and more application compatibility. In this paper, an efficient QC-LDPC encoder architecture is proposed, which is suitable for both IEEE 802.16e standard and IEEE 802.11n standard. Owing to the special structure of multi-diagonal parity ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • JCP

دوره 8  شماره 

صفحات  -

تاریخ انتشار 2013